VHDL code for a single-port RAM (Random Access Memory). The VHDL testbench code is also provided to test the single-port RAM.